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This paper proposes a design approach based on integrated architectural and system-on-chip (SoC) simulations. The main idea
is to have an eﬃcient framework for the design and the evaluation of multimedia terminals, allowing a fast system simulation
with a definable degree of accuracy. The design approach includes the simulation of very long instruction word (VLIW) digital
signal processors (DSPs), the utilization of a device multiplexing the media streams, and the emulation of the real-time media
acquisition. This methodology allows the evaluation of both the multimedia algorithm implementations and the hardware plat-
form, giving feedback on the complete SoC including the interaction between modules and conflicts in accessing either the bus
or shared resources. An instruction set architecture (ISA) simulator and an SoC simulation environment compose the integrated
framework. In order to validate this approach, the evaluation of an audio-video multiprocessor terminal is presented, and the
complete simulation test results are reported.
Keywords and phrases: system-on-chip, multimedia, HW-SW codesign, DSP, simulation, VLIW.
1. INTRODUCTION
Architecture achievements of the last years followed the
HW-SW codesign approach transferring functionalities from
hardware to software implementation [5] and moving devel-
opers toward system-on-chip (SoC) programmable devices.
Otherwise SoC application-driven design seems to be the
answer to fulfill multimedia applications requirements [5].
Moreover, thanks to the VLIW [6] architecture approach, it
is now possible to design DSP-oriented chips that are stand-
alone processors [7] reaching high degrees of parallelism [8].
Even though a number of general-purpose processors are
suitable for DSP tasks, native DSP processors outperform
general-purpose devices in terms of their cost-performance
ratio and power consumption [9, 10].
In the following, a system-on-chip design based on a
dual core DSP architecture will be described. The approach is
based on HW-SW codesign, simulating at the same time the
instruction set architecture (ISA) and the complete SoC, and
taking into account single device performance together with
run-time interactions between cores and peripheral devices.
2. MAIN ISSUE AND RELATEDWORK
An HW-SW codesign environment is an application-driven
tool chain able to evaluate and to modify both SW and
HW at the same time. The software developer challenge is
often to optimize a standard-based multimedia application
[11, 12] to get real-time performance on a given architec-
ture. The best result, following a given design constraints
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list, is achievable by tuning both the algorithm implemen-
tation and architectural features. Instruction simulators are
nowadays widely used in developing application-driven ar-
chitecture design. Architecture simulation incorporates sev-
eral simulation techniques ranging from interpretive simu-
lation to application-architecture-specific compiled simula-
tion techniques. Even though the compiled simulation ap-
proach allows better peak performance in terms of simulated
instructions per second, interpretive simulation appears to
be more flexible [5]. Most of the state-of-the-art multimedia
and DSP device solutions are based on SoC. The develop-
ment environment should allow simulating run-time inter-
actions between core and peripheral devices in an SoC. In
this scenario, the interpretive approach best matches hetero-
geneous devices simulation, especially regarding interdevice
run-time interactions, which are not easily predictable a pri-
ori. An example of an SoC simulation environment using an
ISS integration approach is introduced in [13]. The proposed
solution uses cycle-accurate ISSs integrated with the archi-
tecture design environment. The work in [13] also analyses
tradeoﬀs between ISS and communication interfaces in SoC
simulation environments and highlights the importance of
architectural visibility and of debug interface. The work in
[14] presents an innovative approach for the design of ap-
plication specific multiprocessor SoC. Using a generic ar-
chitecture model as initial template, available resources are
divided in software, hardware, and communication compo-
nents. In the SoC validation process, CPUs are replaced by
cycle-accurate ISSs. However, cycle-accuracy often leads to
low performance, whereas a vertical optimisation for im-
proving simulation speed will have a negative eﬀect on flex-
ibility. Usually simulation environments try to achieve the
best compromise between speed and accuracy depending on
the scope of the development environment.
The methodology introduced in this paper is based on
both architecture and SoC simulation. The presented ap-
proach employs an interpretative ISS integrated in an SoC
design tool for fast simulation in order to obtain an eﬀec-
tive architectural exploration and to investigate new SoC so-
lutions. Compared to other existent hardware design tools,
this methodology allows to obtain eﬃcient system simula-
tions in a short time with parametrical accuracy and good
observability.
An eﬃcient HW-SW codesign development environ-
ment should also allow continuous access to registers and
bus values during the simulation providing statistics about
the use of the diﬀerent resources [11]. The capability to col-
lect statistics on both system devices, for example, internal
resource utilization, and interdevice communications allows
a software developer to better focus his work either on a par-
ticular application or on a portion of the selected code.
In this paper we demonstrate the eﬀectiveness of using
integrated architectural and SoC design environments, re-
ducing the time to identify major design constraints and bot-
tlenecks starting from the software application development.
The described methodology does not limit hardware accu-
racy, allowing to perform subsequent steps of the system de-
sign.
The proposed SoC solution is mainly based on two VLIW
cores working in parallel, a multiplexer, and a bus arbiter.
The multiplexer component implements the H.223 stan-
dard [15]. H.223 has a flexible mapping scheme that is suit-
able for a variety of media and can handle variable frame
lengths. This solution is independent from streaming appli-
cations allowing any composition of diﬀerent media chan-
nels (audio/video/data communication control) and imple-
ments diﬀerent protocols, namely H.223 annexes A and B
[15], depending on the type of multimedia terminal, such
as wired PSTN-ISDN [16], and wireless 3GPP [17].
The H.223 flexibility and the utilization of pro-
grammable DSPs together with the definition of a generic
communication interface that controls the devices’ be-
haviour and the interactions among the SoC modules, allow
the design and evaluation of multimedia terminals using dif-
ferent streaming standards.
The chosen SoC scheme, modules, and HW-SW parti-
tion, including two general purpose cores, one mux-specific-
device, and memories, have been selected to address the
streaming process for a given family of multimedia terminals
consisting of ITU-T H.32x and 3GPP standards. SoC scheme
parameters are, for example, memories size, bus width, and
multiplexer configuration. From the signal processing point
of view, the scheme supports several compression algorithms
such as H.263, MPEG4, G.723, and AMR using, as described
above, diﬀerent parameters.
The organization of the paper is as follows. In Section 3,
the SoC modelling the multimedia terminal is described.
This section details the most important devices composing
the overall system; attention is focused on main features and
the communication interface. The proposed approach has
been validated on an audio-video multiprocessor system re-
ported in Section 4.
Simulation test results for this case study are also
reported in Section 4. Finally, conclusions are drawn in
Section 5.
3. SYSTEM-ON-CHIP DESCRIPTION
The SoC includes two processors implementing audio and
video compressions. Each processor is connected to three ex-
ternal memories: a program memory, a data memory, and a
memory containing the audio or video data to process. The
third memory is loaded at the reset phase with the proper
data to process and it is utilized, together with a timer, in or-
der to simulate the real-time acquisition (audio and video)
behaviour.
Audio and video memories are loaded at the simu-
lation reset-phase starting from a specified address. The
core processors load audio/video data according to the real-
time acquisition timers and process the input data pro-
ducing compressed streams to be sent to the multiplexer
(MUX). The audio coder algorithm synchronizes the pro-
duction of the multimedia terminal output stream. There-
fore the audio processor generates an interrupt at the end
of each audio-frame processing, signaling to the multiplexer
that the data are available to compose a new MUX-frame.


































Figure 1: Audio-video system.
The multiplexer put-together the available data to form an
audio-video packet according to the H.223 standard syntax
and writes the produced stream to an output file.
The communication between processors and memories
occurs through a bus arbiter, that also regulates the accesses
to the shared-resource multiplexer.
The SoC architecture has been designed and simulated
using the MaxSim environment. MaxSim is a simulation en-
vironment for easy modelling and fast simulation of inte-
grated SoC with multiple cores, peripherals, and memories.
The cycle-based scheduler and the transaction-based compo-
nent interfaces enable high simulation speed while retaining
full accuracy. The MaxSim system can be used as a stand-
alone simulation module or integrated into HW simulation
or HW/SW cosimulation tools [3].
The whole system simulation occurs without any I/O op-
erations except for the storing of the MUX stream to the out-
put file. Figure 1 shows devices and connections in the sim-
ulation. The modules composing the proposed SoC are de-
tailed in the rest of this section.
3.1. Bus arbiter
This module regulates all the communications between
master (core processors) and slave devices (e.g., memo-
ries, MUX) in the SoC. The bus arbiter receives the read-
from/write-to memory requests from the two masters and
sends them to the appropriate slave device depending on
the address range. It also resolves simultaneous access re-
quests to shared resources. The bus arbiter interface includes
two ports connected to master devices and six ports con-
nected to slave devices. The two data memories datamem0
and datamem1 are reserved for the master devices 0 and 1,
while other memory devices (datamem2, datamem3) can be
used without constraints. The port named arbitratedport is
reserved for connecting the shared device. In case of simul-
taneous access to shared devices, the bus arbiter grants the
access to the higher-priority master device. In this project,
the higher-priority master is the processor device simulat-
ing the audio compression (device 0). Data in memories are
stored starting from the address 0x00000000, therefore the
bus arbiter uses an oﬀset part of a data address to identify
the memory-device and the displacement to find the internal
memory address. During the simulation phase, the bus ar-
biter collects statistics on both read and write accesses from
master devices, moreover it measures the number of contem-
porary shared-resource request (conflicts).
3.2. Multiplexer
The multiplexer receives audio and video data and puts them
together in a MUX-frame packet following an H.223-like
syntax. Each MUX-frame consists of a header followed by
audio and video data. The header is composed of the follow-
ing.
(i) Start of frame: two bytes usable as CRCa, and so forth.
(ii) MUX table index: indicates the MUX-frame composi-
tion (audio and/or video).
(iii) MUX-frame size: indicates the total size in bytes of the
MUX-frame.
The number of the audio bytes in a MUX-frame is a multi-
plexer parameter, varying depending on the audio compres-
sion algorithm; it is a fixed size for each MUX-frame. The
number of video bytes in aMUX-frame is a variable value in-
fluencing the MUX-frame total size; it can vary amongMUX
frames up to the maximum MUX-frame size and is there-
fore limited by the physical channel bandwidth. The audio
processor synchronizes the multiplexer generating an inter-
rupt at the end of each audio processing, signaling that the
data are ready for composing a new MUX-frame packet. In
order to continuously process data, the multiplexer uses two
ping-pong buﬀers. When an audio interrupt is received, the
ping-pong buﬀers are swapped allowing the multiplexer to
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assemble the data from header, audio, and video compo-
nents while audio and video processors keep sending data.
Since the ping-pong swapping of the buﬀers is controlled by
the audio interrupt, a delay in audio processing would re-
sult in an overflow of the video buﬀers. In order to avoid the
video buﬀer overflow, the ping-pong swapping is also acti-
vated whenever the video buﬀer size limit is reached.
3.3. The VlIW-SIM component
The VLIWDSP cores are simulated using the VLIW-SIM ISA
simulator. VLIW-SIM is an interpretative reconfigurable ISA
simulation environment supporting both application design
and architectural exploration. A dynamic library version of
the simulator has been developed in order to utilize VLIW-
SIMnot only as stand-alone core simulator but also as a com-
ponent in a more complex HW-SW codesign environment.
The ISS has been developed in pure C-language in order to
reach high simulation speed [1].
The VLIW-SIM component oﬀers all the functionalities
of the stand-alone version, such as resource observability and
application profiling, allowing to change the simulated target
processor tomaintain the same component interface without
aﬀecting the other modules of which the SoC comprises.
The interface between VLIW-SIM and other devices is
implemented through communication ports. The read/write
operation on a data memory port is divided into two phases:
access request and check for grant. The VLIW-SIM component
is able to either stall, for example, when the bus controller
does not grant the access for a read or write operation, or
generate an interrupt to signal a particular event to other SoC
modules.
The data to be processed by the coding applications
are stored in data memory starting from a specific ad-
dress depending on the media type. The coders process one
frame and store the processed data to the output buﬀer
at the proper MUX-field starting address. As explained in
Section 3.2, the multiplexer waits for the audio interrupt sig-
nal to generate the MUX-frame packet and to swap ping-
pong buﬀers for receiving the successive compressed frames.
To better simulate the real-time acquisition, a timer is
used in order to start the compression of each frame.
4. A CASE STUDY
The presented design approach is here utilized to design and
evaluate a multiprocessor system for audio-video compres-
sion. The simulated multimedia terminal is based on two
ST210 [18] processors working in parallel, one dedicated
to the compression of a video stream following the ITU-T
H.263 [19] standard protocol, and the other one executing
the ITU-T G.723 [20] speech compression. Data generated
by the two processors are multiplexed together in an H.223-
like [15] format. The selected applications belong to a set of
multimedia algorithms preventively defined as relevant ap-
plication to verify SoC performance and code optimization.
The reported tests have been performed on optimized im-
plementations of the ITU-T standard algorithms specifically
implemented for the addressed target architecture.
The VLIW-SIM simulator has been configured to simu-
late the following ST210 architecture.
(i) Clock rate: 250MHz.
(ii) I-cache: 32 kB, directly mapped.
(iii) D-cache: 32 kB, 4-way associative (round-robin block
replacement).
The real-time acquisition constraints are taken into account
by timers since the G.723 standard expects to process an au-
dio frame every 30 millisecond. The produced output stream
has been decoded using a standard A/V terminal decoder in
order to check stream compatibility.
Figure 2 shows the MaxSim project for the described sys-
tem. It is composed of two ST210 cores and their correspon-
dent program memories, four data memories (two for au-
dio processing and two for video processing), two devices for
audio and video memories initialization (called memload-
ers), a bus arbiter, a multiplexer, and two real-time acquisi-
tion timers.
The bus arbiter measures audio and video processor ac-
cesses for read and write operations taking also into account
simultaneous multiplexer accesses and stalls.
Table 1 shows the collected statistics about the processors
and the bus arbiter. Tests described in this document have
been performed using the following platform.
(i) OS: Win 2000, service pack 3.
(ii) CPU: Pentium IV 2.0GHz.
(iii) RAM: 256MB.
The cycles entry in Table 1 represents the number of clock
cycles without stalls due to cache miss, which for VLIW ar-
chitectures is the number of executed long instructions. Op-
erations is the number of elementary instructions executed
in the simulated application except for NOP instructions,
a number of instructions ranging from one to the long in-
struction size are executed in parallel for each cycle.D-cache-
misses is the number of write and read misses in data-cache,
while I-cache-misses represents the number of read misses
in instruction-cache. Data-mem-accesses is the whole num-
ber of accesses in data memory including both D-cache hits
and misses, while the whole number of accesses in program
memory comprising both I-cache hits and misses is denoted
by instr-mem-accesses. Bus accesses on write is the total num-
ber of accesses from master devices to bus for write oper-
ations. Bus accesses denied is the total number of conflicts in
accessing the shared device (MUX). Finally simulation time is
the time elapsed to complete the application simulation. The
latter measures the ISA simulator performance, and allows,
together with operation, to calculate the number of simulated
cycles per second.
In our test, processing 28 audio frames and 20 video
frames, multiplexer access conflicts do not occur. This is
mainly due to the diﬀerence in read/write operation fre-
quency of the two algorithms giving a probability of a con-
temporary access to the multiplexer near to zero.
The H.263 and G.723 encoders used in this test are ST210
optimized implementations, allowing a frame compression
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Figure 2: Audio-video system.
Table 1: Simulation statistics.
VLIW-SIM 1 VLIW-SIM 0
Video Audio
Cycles 210 002 493 210 002 870
Stalls 156 695 902 194 281 104
(% total cycles) (74.61%) (92.51%)
Operations 132 141 925 43 936 322
D-cache misses 310 074 1771
I-cache misses 199 401 28 479
Data mem accesses 25 535 279 8 122 811
Instr mem accesses 144 536 244 46 094 608
Bus accesses on read 18 023 276 6 865 049
Bus accesses on write 7 512 444 1 258 055
Bus accesses denied 0 0
Simulation time (s) 296 296
Simulated cycle/s – 709 310
time considerably below the real-time temporal window.
Therefore, ST210s are stalling for most of the processing time
(video: 74.61%, audio: 92.51%), waiting for real-time data
acquisition. This result indicates, for example, the possibil-
ity to decrease ST210s clock rates in order to satisfy power
consumption constraints, or to select a diﬀerent architec-
ture for the media processing. Otherwise, keeping the same
HW configuration, decoders, and other terminal communi-
cation modules such as H.245 control [21], speech recog-
nition module, or video acquisition processing modules as
RGB to YCbCr conversions, can be implemented on the
ST210 cores. Alternatively, a multichannel system can be de-
veloped executing multiple coder instances on each core.
5. CONCLUSIONS
In this paper we have presented a design methodology based
on an ISA simulator integrated into an SoC design environ-
ment. Diﬀerently from other existent HW-design tools, this
methodology allows to have an eﬀective system simulation
in a short time with parametrical degrees of accuracy and
observability. Moreover, the described environment allows a
“system profiling,” both detecting bottlenecks in communi-
cation between system components and evaluating the de-
gree of optimization in the simulated applications using sys-
tem criteria instead of single-processor criteria. The simula-
tion speed and the short implementation time for each block
comprising of the creation of MaxSim components and the
reconfiguration of VLIW-SIM allow us to develop the SW
applications algorithms together with the HW system archi-
tectures.
In order to validate this methodology, the case study of
a multiprocessor system for audio-video compression and
multiplexing has been presented. In this SoC design eval-
uation each block is reusable and allows internal architec-
ture exploration to model the diﬀerent HW behaviors. Fu-
ture work will focus on power estimation models connected
with core simulation oriented description in order to take
into account power eﬃciency in both hardware design and
application development.
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